

SECOND PRELIMINARY AMENDMENT

Serial Number: 09/132,157

Filing Date: August 11, 1998

Title: SILICON-GERMANIUM DEVICES FOR CMOS FORMED BY ION IMPLANTATION AND SOLID PHASE EPITAXIAL REGROWTH

Page 2

Dkt: 303.229US2

C2  
cont.

28. (New) A semiconductor transistor formed on a silicon substrate, comprising:  
a  $\text{Si}_{1-x}\text{Ge}_x$  channel region, having a germanium molar fraction of 0.2, and formed  
in the substrate, underneath a gate oxide and between a source region and a drain region.

29. (New) The transistor of claim 28, wherein the silicon/germanium (Si-Ge) semiconductor  
transistor is a p-channel metal-oxide-semiconductor transistor.

Sub.  
C3

30. (New) A transistor on a silicon substrate, wherein the transistor includes a channel  
comprising a silicon-germanium (Si-Ge) alloy.

B1  
cont.

31. (New) The transistor of claim 30, wherein the channel region has a thickness of  
approximately 100 to 1000 angstroms.

Sub.  
C4

32. (New) The transistor of claim 30, wherein, the Si-Ge alloy was formed by a process  
comprising:

ion implanting Ge ions through a gate oxide on the substrate at a dose of  
approximately  $2 \times 10^{16}$  atoms/cm<sup>2</sup>, and wherein the Ge was implanted at an energy of  
approximately 20 to 100 keV; and

annealing the substrate in a furnace at a temperature of approximately 450 to 700  
degrees Celsius.

33. (New) A p-channel metal-oxide semiconductor (PMOS) field effect transistor formed on  
a substrate, comprising:

a silicon-germanium to silicon ( $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ ) heterojunction, wherein the germanium (Ge)  
in the heterojunction has a molar fraction of x.

34. (New) The PMOS transistor of claim 33, wherein the Ge has a molar fraction of 0.2.

SECOND PRELIMINARY AMENDMENT

Serial Number: 09/132,157

Filing Date: August 11, 1998

Title: SILICON-GERMANIUM DEVICES FOR CMOS FORMED BY ION IMPLANTATION AND SOLID PHASE EPITAXIAL REGROWTH

Page 3

Dkt: 303.229US2

35. (New) The PMOS transistor of claim 33, wherein the silicon-germanium to silicon ( $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ ) heterojunction includes a  $\text{Si}_{1-x}\text{Ge}_x$  channel region formed on an n- doped silicon substrate.

36. (New) The PMOS transistor of claim 33, wherein the silicon-germanium to silicon ( $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ ) heterojunction includes a  $\text{Si}_{1-x}\text{Ge}_x$  channel region formed on an n- doped silicon well formed in a p- doped silicon substrate.

37. (New) A transistor on a silicon substrate, wherein the transistor includes a channel comprising a silicon-germanium (Si-Ge) alloy, and wherein the Si-Ge alloy was formed by a process comprising:

ion implanting germanium (Ge) ions through a gate oxide layer on the substrate at a dose of approximately  $2 \times 10^{16}$  atoms/cm<sup>2</sup>, and wherein the Ge was implanted at an energy of approximately 20 to 100 keV; and

annealing the substrate in a furnace at a temperature of approximately 450 to 700 degrees Celsius.

Respectfully submitted,

LEONARD FORBES

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 373-6913

Date 9-29-98

By

Edward J. Brooks, III

Reg. No. 40,925

RECEIVED  
OCT 14 1998  
GROUP 2100

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner of Patents, Washington, D.C. 20231 on September 29 1998.

Susan Johnson  
Name

Susan Johnson  
Signature